D Distributes One Clock Input to Four Banks of Four Outputs D Separate Output Enable for Each Output Bank D External Fee.

The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for u.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts